Physical Implementation and Testing of Low-Power Adiabatic Flip-Flops with Energy-Recycling Pads
نویسندگان
چکیده
This paper presents adiabatic flip-flops based on CPAL (complementary pass-transistor adiabatic logic) circuits with energy-recycling output pad cells. The energy-recycling output pad cells for driving adiabatic chips include mainly bonding pads, ESD (electrostatic discharge) protection circuits, and two stage energy-recycling buffers. The adiabatic flip-flops and sequential circuits with energy-recycling output pad cells have been fabricated with Chartered 0.35um process. The adiabatic flip-flops have large energy savings over a wide range of frequencies. Streszczenie. W artykule zaproponowano adiabatyczny przerzutnik bazujący na układach CPAL – complementary pass-transistor adiabatic logic). Zastosowano też blok wyjściowy z odzyskiwaniem energii. (Implementacja i testy przerzutnika diabatycznego małej mocy z blokiem odzyskiwania energii)
منابع مشابه
An ultra low power wake-up signal decoder for wireless nodes activation in Internet of Things technology
This paper proposes a new structure for digital address decoders based on flip-flops with application in wake-up signal generators of wireless networks nodes. Such nodes equipped with this device can be utilized in Internet of Things applications where the nodes are dependent on environment energy harvesting to survive for a long time. Different parts in these wireless nodes should have an e...
متن کاملDesign of Sequential Circuit using Low Power Adiabatic Complementary Pass Transistor Logic
Adiabatic logic style is Proving to be an attractive solution for low power digital design. The paper investigates low – power characteristics of complementary pass -transistor logic (CPL) circuits using AC power supply. The two-phase power-clock scheme is more suitable for the design of flip-flops and sequential circuits because it uses fewer transistors. The Adiabatic flip-flop have large ene...
متن کاملA new low power high reliability flip-flop robust against process variations
Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced soft errors in VLSI circuits. In this area, different design methods have been proposed to low power flip-flops and various research studies have been done to reach a suitable hardened flip-flops. In ...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملDesign of Low Power Sequential Circuit by using Adiabatic Techniques
Various adiabatic logic circuits can be used for minimizing the power dissipation. To enhance the functionality and performance of circuit two adiabatic logic families PFAL and ECRL have been used and compared with CMOS logic circuit design. In this paper, A MASTER-SLAVE D flip-flop is proposed by the use of SPICE simulation on 90nm technology files. The simulation result shows that PFAL is a b...
متن کامل